Design and Analysis of Low Power Memory Built in Self Test Architecture for SoC based Design
نویسندگان
چکیده
منابع مشابه
design of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process
برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به a/d وd/a بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...
15 صفحه اولLow Power SoC Design
The design of Low Power Systems-on-Chips (SoC) in very deep submicron technologies becomes a very complex task that has to bridge very high level system description with low-level considerations due to technology defaults and variations and increasing system and circuit complexity. This paper describes the major low-level issues, such as dynamic and static power consumption, temperature, techno...
متن کاملDesign of Low Power Test Pattern Generator for Built in Self-test (bist) Circuits
Low Power consumption has become growing larger for communication systems and battery operated devices. These are laptop computers, multimedia products, and cell phones. For this battery operated devices, the energy consumption is a critical issue for design since it affect the batteries life. Thereby, the reduction of the energy consumption is become one of the most growing topics in the elect...
متن کاملTest planning for low-power built-in self test
Power consumption has become the most important issue in the design of integrated circuits. The power consumption during manufacturing or in-system test of a circuit can significantly exceed the power consumption during functional operation. The excessive power can lead to false test fails or can result in the permanent degradation or destruction of the device under test. Both effects can signi...
متن کاملA Low Complexity and Low Power SoC Design Architecture for Adaptive MAI Suppression in CDMA Systems
In this paper, we propose a reduced complexity and power efficient System-on-Chip (SoC) architecture for adaptive interference suppression in CDMA systems. The adaptive Parallel-ResidueCompensation architecture leads to significant performance gain over the conventional interference cancellation algorithms. The multi-code commonality is explored to avoid the direct Interference Cancellation (IC...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Indian Journal of Science and Technology
سال: 2015
ISSN: 0974-5645,0974-6846
DOI: 10.17485/ijst/2015/v8i14/62716